Oprettet dato: 1. juli 2009
Hitachi Achieves 40% Reduction in PCB Place-and-Route Design Time With Cadence Global Route Environment
Læs mere på http://www.cadence.com/cadence/newsroom/press_releases/Pages/pr.aspx?xml=063009_hitachi
Tilbage til nyhedslisten